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Abstract—This work reports on changes in the properties
of ultra-thin PECVD silicon oxynitride layers after high-
temperature treatment. Possible changes in the structure,
composition and electrophysical properties were investigated
by means of spectroscopic ellipsometry, XPS, SIMS and
electrical characterization methods (C-V, I-V and charge-
pumping). The XPS measurements show that SiOxNy is the
dominant phase in the ultra-thin layer and high-temperature
annealing results in further increase of the oxynitride phase
up to 70% of the whole layer. Despite comparable thickness,
SIMS measurement indicates a densiﬁcation of the annealed
layer, because sputtering time is increased. It suggests com-
plex changes of physical and chemical properties of the investi-
gated layers taking place during high-temperature annealing.
The C-V curves of annealed layers exhibit less frequency dis-
persion, their leakage and charge-pumping currents are lower
when compared to those of as-deposited layers, proving im-
provement in the gate structure trapping properties due to
the annealing process.
Keywords—ultra-thin dielectrics, silicon oxynitride, PECVD,
CMOS.
1. Introduction
According to the ITRS roadmap [1] SiO2 gate dielectric
will have to be replaced with by layers exhibiting higher
dielectric constants. Ultra-thin silicon oxynitride (SiOxNy)
seems to be a promising candidate as gate dielectric in
future CMOS IC’s (e.g., [2, 3]).
However, during standard CMOS self-aligned technology
the implantation of source/drain regions is followed by
a high-temperature annealing aiming at electrical activa-
tion of the implanted dopants. These processes occur after
gate dielectric fabrication and may obviously inﬂuence its
electrophysical properties.
This work reports on changes in properties of ultra-thin
plasma enhanced chemical vapour deposition (PECVD)
silicon oxynitride layers after high-temperature treatment.
Possible changes in the structure, composition and electro-
physical properties were investigated by means of spectro-
scopic ellipsometry, XPS, SIMS and electrical characteri-
zation.
2. Experimental
Non-self-aligned Al gate NMOS technology was used to
fabricate test structures on 2” p-type 〈100〉 Si wafers.
Oxynitride layers were deposited in a PlasmaLab Sys-
tem 80+ of Oxford plasma technology. The parameters of
the PECVD process were optimized to allow repeatable for-
mation of gate dielectrics. Split experiments with anneal-
ing of the obtained layers in argon at 900◦C for 30 minutes
were done. Process parameters are shown in Table 1.
Table 1
Process parameters allowing formation
of ultra-thin silicon oxynitride layers
Parameters Values







Time of annealing [min] 30
Temperature of annealing [◦C] 900
The properties of the obtained layers were examined
by means of: optical, electrical, XPS and SIMS measure-
ments.
The thickness of the oxynitride layers was measured using
a J. A. Wollam spectroscopic ellipsometer.
The X-ray photoelectron spectroscopy (XPS) analysis and
ultra-low-energy-secondary ion mass spectroscopy (ULE-
SIMS) proﬁles were used to observe the changes in chem-
ical composition and component proﬁles due to the high-
temperature treatment.
The XPS measurements were performed at the undula-
tor beamline U49/2-PGM-2 supplying photons in the en-
ergy range of 80 eV – 1500 eV with a resolution above
7000 (E/∆E). An EA125 electron analyser (Omicron
NanoTechnology GmbH) with a resolution of ∼200 meV
was used.
The SIMS measurements were done using SAJW-05 sys-
tem equipped with 06-350E Physical Electronics Ar+ gun
(ultra-low energy 880 eV Ar+ beam) and Balzers QMA-410
quadrupole mass spectrometer. Quantitative atomic con-
centration of nitrogen and oxygen was calculated based on
Si2N
+, Si2O
+ and Si+2 secondary ion currents.
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Electrical measurements were performed with Hewlett-
Packard 4061A Semiconductor Component Test System
(C-V characteristics) and Keithley SMU (I-V characteris-
tics). The metal-insulator-semiconductor (MIS) capacitors
with gate area of A = 1.7 · 10−5 cm2 were used to de-
termine the basic electrophysical properties of the inves-
tigated layers. Moreover, charge-pumping currents of MIS-
FETs (W ×L = 10 µm×10 µm) were measured to evaluate
interface-trap density.
3. Results and discussion
Changes in the structure and composition of PECVD sil-
icon oxynitride layers due to high-temperature annealing
were studied by XPS measurements. To get the informa-
tion about chemical bonds present in SiOxNy the measured
spectra were analysed using line deconvolution. Every sin-
gle line was attributed to the particular compound, due to
its unique binding energy in the ultra-thin dielectric layer.
Figure 1 shows a comparison of the chemical composition
of the dielectric layers before and after annealing (expressed
in terms of thickness and referred to the thickness obtained
from the ellipsometric measurements) as determined from
the Si2p line.
Fig. 1. Composition of PECVD ultra-thin silicon oxynitride
layers (expressed as thickness), as determined from the Si2p line
analysis.
From Fig. 1 a number of conclusions can be drawn. First –
SiOxNy is the dominant phase in both as-deposited and an-
nealed layers. Second – high-temperature annealing causes
the amount of all phases other than oxynitride to decrease.
These phases include oxide, silicon and, particularly signif-
icant, nitride (decreasing by almost 60%). It seems reason-
able to expect that the growth of oxynitride takes place at
the expense of nitride and oxide, while the decrease of the
amount of free silicon resulting from annealing is probably
due to the saturation of silicon dangling bonds during this
high-temperature process. Third – the ultra-thin oxynitride
layer can be considered thermally stable in terms of the total
layer thickness, as no signiﬁcant change in this parameter
is observed after annealing at high temperatures. This is
very important for application of such oxynitride layers in
the self-aligned CMOS technology since post implantation
high-temperature annealing must not result in any signiﬁ-
cant changes of the layer thickness. Such changes would
obviously be detrimental to the overall integrity of the gate
stack.
The SIMS proﬁles obtained for the same layers are shown
in Fig. 2. It should be noticed that despite comparable
physical thickness (as determined by ellipsometric measure-
ments), sputtering of annealed dielectric layers during the
measurement is much slower than that of as-deposited ones.
Consequently, the location of the silicon/layer interface on
the sputtering time scale is quite diﬀerent for as-deposited
and annealed layers (see Fig. 2). This diﬀerence in etching
Fig. 2. The SIMS proﬁles of as-deposited and annealed silicon
oxynitride layers.
rate has to be attributed to changes in physical and chem-
ical properties (e.g., saturation of dangling bonds, densiﬁ-
cation of the layer) that must have taken place during high-
temperature annealing of the oxynitride layers. A similar
result has been observed during wet etching of ultra-thin
oxynitride layers during formation of transistor gate. The
wet etching time increased 18 times (from 10 seconds for
as-deposited layers to 3 minutes for annealed ones)!
These observations indicate that annealed layers should
exhibit better electrophysical properties than as-deposited
ones. In fact, these expectations have been conﬁrmed by
the analysis of electrical properties of the studied ultra-thin
dielectric/silicon system. The results of this analysis are
presented below.
Another observation resulting from SIMS proﬁles is that
nitrogen and oxygen are distributed more homogeneously
in annealed layers than in as-deposited ones. In the case
of the latter the maximum nitrogen concentration is located
well within the layer (neither close to the top surface, nor
to the interface).
The capacitance-voltage characteristics obtained from
the test structures are shown in Fig. 3. It is clear that
C-V curves of MIS capacitors with annealed oxynitrides ex-
hibit smaller frequency dispersion in all regions (inversion,
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Fig. 3. Comparison of C-V characteristics of MIS structures with
(a) as-deposited and (b) annealed silicon oxynitride layers.
depletion and accumulation). Moreover, the maximum ca-
pacitance Cmax is higher in annealed structures. Since the
total layer thickness (determined by ellipsometric measure-
ments) is comparable for both annealed and as-deposited
layers and Cmax is stable over a wide voltage range we can
conclude that the dielectric constant is increased as a result
of annealing. The parameters presented in Table 2 conﬁrm
this assumption.
Table 2
Optical thickness and basic electrophysical properties
of PECVD SiOxNy layers
Parameters As-deposited Annealed
Thickness [A˚] 61 57
EOT [A˚]∗ 50 42
Qe f f /q [cm−2]∗∗ 4.75 ·1012 4.82 ·1012
Dit [cm−2ev−1]∗∗∗ 1.2 ·1013 7.2 ·1012
∗ EOT stands for equivalend oxide thickness (determined
from C-V measurements), ∗∗ evaluated from C-V mea-
surements, ∗∗∗ evaluated from C-P measurements.
Table 2 compares the thickness and basic electrophysical
parameters of the oxynitride layers, determined by means of
spectroscopic ellipsometry, C-V and charge-pumping (CP).
The equivalent oxide thickness (EOT) is lower than physical
thickness by 16% in the case of as-deposited layers and
by 26% in the case of annealed ones. This is due to the
fact that the dielectric constant of annealed layers is higher
than that of as-deposited ones. The eﬀective charge (as
determined from C-V measurements) does not seem to be
aﬀected by annealing but the trap density determined from
CP measurements is almost twice lower for annealed layers.
It may be thus concluded that annealed oxynitride exhibits
better electrophysical properties.
Fig. 4. Comparison of CP currents of MISFETs (W × L =
10 µm×10 µm).
As seen in Fig. 4 only CP characteristics of MISFETs
with annealed layers demonstrate classical behavior. Sig-
niﬁcantly higher CP currents of MISFETs with as-deposited
layers at higher gate voltages are probably caused by higher
leakage current (see Fig. 5) [4]. Additionally, CP currents
of the MISFETs with annealed gate dielectric are clearly
lower than these of as-deposited layers. This indicates that
annealed layers have lower trap density (see Table 2).
Fig. 5. Current density versus mean electric ﬁeld within the
dielectric layer.
The current-voltage characteristics were also measured in
this study. To facilitate a comparison of the insulating prop-
erties of the investigated layers, these characteristics are
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presented in Fig. 5 as current density versus mean electric
ﬁeld within the SiOxNy layer. It is clear that oxynitride
layers exposed to high-temperature treatment show much
better insulating properties – at intermediate electric ﬁelds
current density of as-deposited layers is almost four orders
of magnitude higher than that of annealed ones.
4. Conclusions
Ultra-thin PECVD silicon oxynitride layers were investi-
gated by means of spectroscopic ellipsometry, XPS, SIMS
and electrical characterization.
Ultra-thin PECVD silicon oxynitrides undergo complex
changes in chemical composition due to thermal treatment
(e.g., decreasing amount of oxide and nitride and increasing
amount of SiOxNy). The amount of free silicon is lower
in annealed layers – probably due to the saturation of free
dangling bonds caused by annealing.
Oxygen and nitrogen are distributed more homogenously
throughout annealed layers than as-deposited ones. In as-
deposited oxynitride layers a maximum of nitrogen concen-
tration is visible between the two interfaces.
Annealed silicon oxynitrides have better insulating proper-
ties (as evidenced by signiﬁcantly lower leakage current).
Additionally, annealed SiOxNy/Si system has better elec-
trical parameters – lower frequency dispersion and lower
interface traps density.
In view of all these results it is justiﬁed to conclude
that high-temperature annealing improves electrophysical
properties of silicon oxynitride layers. Moreover, oxyni-
tride is thermally stable in terms of the total layer thick-
ness, therefore high-temperature annealing may be applied
(e.g., dopant activation after the implantation process) fol-
lowing the formation of the gate dielectric in self-aligned
CMOS technology.
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